# Operating Systems 412

Pete Keleher

### Memory

### Memory

- 13 Address Spaces
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy



### A Single Relocated Process





### Dynamic(Hardware base) Relocation

- OS decides where in physical memory a process is loaded.
  - Set the **base** register: physical address = virtual address + base
  - Virtual addresses must not be greater than bound or negative:
     0 <= virtual address < bound</li>



### Hardware Requirements for base and bounds

- Privileged mode
  - user processes should not execute privileged operations
- Base and bounds registers
  - per CPU / core
- Translate virtual addresses, and check bounds
  - instructions
  - data
- Privileged instructions to update base/bound registers
- Ability to raise exceptions
  - out-of-bound accesses

## OS Requirements for base and bounds

- OS must intervene at three critical junctures:
  - When a process starts running:
    - find space for address space in physical memory
  - When a process is terminated:
    - reclaims the memory for use
  - When context switch occurs:
    - Save and store the base-and-bounds pair





### Segmentation another approach

- Segment is a *contiguous* portion of the address space:
  - code, stack, heap, ...
- Can be placed anywhere in contiguous physical memory.
  - Basically base and bounds per segment





### Address Translation for Segments

#### • The offset of virtual address 4200 is 104.

• The heap segment starts at virtual address 4096 in address space.





## Referring to Stack Segment

- Stack grows backward.
- Extra hardware support needed.
  - The hardware checks which way the segment grows.
  - 1: positive direction, 0: negative direction



## Support for Sharing

- Segments can be shared between address spaces
  - Code sharing still used
- Need hardware support in form of *protection* bits.
  - Bits indicate read, write and execute permissions.

Segme	ent Register	Values(with	Protection)
-------	--------------	-------------	-------------

Segment	Base	Size	Grows Positive?	Protection
Code	32K	2K	1	Read-Execute
Heap	34K	2K	1	Read-Write
Stack	28K	2K	0	Read-Write

## Fine-Grained and Coarse-Grained

- Coarse-Grained is small number of segments
  - e.g., code, heap, stack.
- Fine-Grained segmentation allows more flexibility
  - Hardware-supported segment tables

120

# OS support: Fragmentation

- External Fragmentation:
  - Distinct runs of free space in physical memory
  - Might be 24KB free, but not in one contiguous segment.
  - The OS cannot immediately satisfy the 20KB request.
- Compaction: consolidating segments in physical memory.
  - Compaction is **costly**.
    - **Stop** running process.
    - **Copy** data to somewhere.
    - Change segment register value.



## GeekOS

- segmented memory addresses
  - 16-bit "segment selector", 32-bit offset
  - segment selector has:
    - 1 bit: GDT or LDT
    - 13 bits: index into GDT or LDT
    - 2 bits: protection level of segment
  - segment descriptor (from table) has:
    - linear base physical address of segment: 32 bits
    - limit (size) of segment: 20 bits
    - descriptor privilege level (dpl): 2 bits
    - type of segment (data, code, system, tss, gate): 4 bits
    - present (in-memory): 1 bit
    - etc.

# GeekOS

- GDT
  - entries point to kernel segments, optionally user segments
  - entry 0 (null selector) is not used to access memory
  - gdtr register points to the GDT
- LDT similar, but
  - points to segments of a single process
  - entry 0 can be used
  - any number of LDTs can be in memory
  - 1dtr register points (via GDT) to currently used LDT

### Virtual Memory

- 14 Memory API
- 13 Address Spaces
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy

124

# Paging

- Paging splits address space into fixed-size pages.
  - vs segmentation: variable size of logical segments
- Physical memory holding a page is the page frame
- Per-process page tables
  - translate virtual address to physical address.
- Flexibility:
  - No assumptions on how heap and stack grow or are used
- Simplicity: ease of free-space management
  - All pages and page frames are the same size
  - Free lists are easy...

## Paging Example

- 128-byte physical memory with eight 16-byte page frames
- 64-byte address space with 16-byte pages







## What Is In The Page Table?

- A page table is just a **data structure** that is used to map the virtual address to physical address.
  - Simplest form: a linear page table, an array
- The OS/hardware accesses a page-table entry by indexing into the array by virtual page-number
- Common bits:
  - Valid Bit: whether the particular translation is valid.
  - Protection Bit: read, write, execute
  - Present Bit: in physical memory or swapped out
  - Dirty Bit: page modified since it brought into memory
  - Reference Bit (Accessed Bit): page has been accessed



132

## Paging: Too Slow

- To find a location of the desired PTE, the starting location of the page table is needed.
- For every memory reference, paging requires the OS to perform one extra memory reference.

### Accessing Memory With Paging

```
// Extract the VPN from the virtual address
VPN = (VirtualAddress & VPN MASK) >> SHIFT
// Form the address of the page-table entry (PTE)
PTEAddr = PTBR + (VPN * sizeof(PTE))
// Fetch the PTE
PTE = AccessMemory (PTEAddr)
// Check if process can access the page
if (PTE.Valid == False)
        RaiseException (SEGMENTATION FAULT)
else if (CanAccess(PTE.ProtectBits) == False)
        RaiseException (PROTECTION FAULT)
else
        // Access is OK: form physical address and fetch
        offset = VirtualAddress & OFFSET MASK
        PhysAddr = (PTE.PFN << PFN SHIFT) | offset
        Register = AccessMemory(PhysAddr)
```

134

### A Memory Trace

2

3 4

5 6 7

8

9 10

11

12

13

14

15

16

17

18

19

• Example: A Simple Memory Access

#### Compile and execute

```
prompt> gcc -o array array.c -Wall -o
prompt>./array
```

### • Resulting Assembly code

```
0x1024 movl $0x0,(%edi,%eax,4)
0x1028 incl %eax
0x102c cmpl $0x03e8,%eax
0x1030 jne 0x1024
```



## Virtual Memory

- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy

## TLB

- Part of the chip's memory-management unit (MMU).
- A hardware cache of **popular** virtual-to-physical address translation.



## Basic TLB Algorithm

- extract the virtual page number (VPN).
- check for hit in the the TLB
- extract page frame number from relevant TLB entry, form desired physical address, and access memory

### Basic TLB Algorithm

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
   (Success, TlbEntry) = TLB_Lookup(VPN)
2
   if (Success == True)
                           // TLB Hit
3
       if (CanAccess(TlbEntry.ProtectBits) == True)
4
            Offset
                    = VirtualAddress & OFFSET MASK
5
            PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
            Register = AccessMemory(PhysAddr)
7
       else
8
            RaiseException (PROTECTION_FAULT)
9
   else
                           // TLB Miss
10
       PTEAddr = PTBR + (VPN * sizeof(PTE))
11
       PTE = AccessMemory (PTEAddr)
12
       if (PTE.Valid == False)
13
            RaiseException (SEGMENTATION_FAULT)
14
       else if (CanAccess(PTE.ProtectBits) == False)
15
            RaiseException (PROTECTION_FAULT)
16
       else
17
            TLB_Insert(VPN, PTE.PFN, PTE.ProtectBits)
18
            RetryInstruction()
19
```

#### Figure 19.1: TLB Control Flow Algorithm

140

### Example: Accessing An Array

• How a TLB can improve its performance.



The TLB improves performance due to spatial locality

0:	int sum = 0 ;
1:	<pre>for( i=0; i&lt;10; i++) {</pre>
2:	<pre>sum+=a[i];</pre>
3:	}

3 TLB misses and 7 hits. Thus TLB hit rate is 70%.

## Locality

- Temporal Locality
  - An instruction or data item that has been recently accessed will likely be reaccessed soon in the future.



#### Virtual Memory

### • Spatial Locality

 If a program accesses memory at address x, it will likely soon access memory near x.

2 <sup>nd</sup> access different addr but also page 1								
Page 1	Page 2	Page 3	Page 4	Page 5		Page n		

Virtual Memory

142

## Virtual Memory

- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy

## Who Handles The TLB Miss?

- Hardware handles the TLB miss entirely on CISC processors.
  - The hardware know where the page tables are located
  - ... "walks" the page table, finding the correct entry and extracting the desired translation, update and retry instruction.
  - this is a hardware-managed TLB.
- RISC processors often manage TLBs in software.
  - On a TLB miss, the hardware raises an exception
    - <u>Trap handler is code</u> within the OS that is written with the express purpose of handling TLB misses.

### TLB Control Flow algorithm (OS Handled)

• The hardware would do the following:

```
1:
         VPN = (VirtualAddress & VPN MASK) >> SHIFT
2:
          (Success, TlbEntry) = TLB Lookup(VPN)
3:
         if (Success == True) // TLB Hit
4:
                 if (CanAccess(TlbEntry.ProtectBits) == True)
5:
                          Offset = VirtualAddress & OFFSET MASK
6:
                          PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
7:
                          Register = AccessMemory(PhysAddr)
8:
                 else
9:
                          RaiseException (PROTECTION FAULT)
10:
         else // TLB Miss
11:
                  RaiseException(TLB MISS)
```

• But might be slow, why not just use the hardware approach?





#### **Disambiguating Address Spaces** Provide an address space identifier(ASID) field in the TLB. • Page 0 Page 1 Page 2 **TLB** Table Process A Page n VPN PFN valid ASID prot Virtual Memory 10 100 1 rwx 1 \_ 10 170 1 2 rwx Page 0 Page 1 Page 2 . . . Page n Virtual Memory 150

### Another Case

- Two processes share a page.
  - Process 1 is sharing physical page 101 with Process2.
  - P1 maps this page into the 10<sup>th</sup> page of its address space.
  - P2 maps this page to the 50<sup>th</sup> page of its address space.

VPN	PFN	valid	prot	ASID
10	101	1	rwx	1
-	-	-	-	-
50	101	1	rwx	2
-	-	-	-	-

Sharing of pages is useful as it reduces the number of physical pages in use.

## **TLB Replacement Policy**

### • LRU (Least Recently Used)

- Evict an entry that has not recently been used.
- Take advantage of *locality* in the memory-reference stream.



## A Real TLB Entry

64-bit MIPS R4000 TLB entry

0 1 2 3 4 5 6 7 8 9 10 11								19							31											
								١	VPN	   								G					ASID			
											PI	FN										c	;	D	v	

Flag	Content
19-bit VPN	The rest reserved for the kernel.
24-bit PFN	Systems can support with up to 64GB of main memory( pages ).
Global bit(G)	Used for pages that are globally-shared among processes.
ASID	OS can use to distinguish between address spaces.
Coherence bit(C)	determine how a page is cached by the hardware.
Dirty bit(D)	marking when the page has been written.
Valid bit(V)	tells the hardware if there is a valid translation present in the entry.

## Virtual Memory

- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy