- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy

84

Who Handles The TLB Miss?

- Hardware handles the TLB miss entirely on CISC processors.
 - The hardware know where the page tables are located
 - ... "walks" the page table, finding the correct entry and extracting the desired translation, update and retry instruction.
 - this is a hardware-managed TLB.
- RISC processors often manage TLBs in software.
 - On a TLB miss, the hardware raises an exception
 - <u>Trap handler is code</u> within the OS that is written with the express purpose of handling TLB misses.

TLB Control Flow algorithm (OS Handled)

• The hardware would do the following:

```
1:
          VPN = (VirtualAddress & VPN MASK) >> SHIFT
2:
          (Success, TlbEntry) = TLB Lookup(VPN)
3:
          if (Success == True) // TLB Hit
4:
                 if (CanAccess(TlbEntry.ProtectBits) == True)
5:
                           Offset = VirtualAddress & OFFSET MASK
                           PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6:
7:
                           Register = AccessMemory(PhysAddr)
8:
                 else
9:
                           RaiseException (PROTECTION FAULT)
10:
          else // TLB Miss
11:
                  RaiseException(TLB MISS)
```

• But might be slow, why not just use the hardware approach?

86

TLB entry

- TLB entries are often *fully associative* (any entry for any mapping)
 - A typical TLB might have 32, 64, or 128 entries.
 - Hardware searches the TLB in parallel to find the translation.
 - other bits: valid, protection, address-space identifier, dirty bit

VPN	PFN	other bits			
Typical TLB entry					



TLB Issu	e: Conte	xt S	wite	chi	ng	J
Process A	Page 0 Page 1 Page 2 Page n	TLB T	able			
		VPN	PFN	vali	id	prot
	Virtual Memory	10	100	1		rwx
		-	-	-		-
	Page 0	10	170	1		rwx
	Page 1	-	-	-		-
	Page 2					
Process B		Can't	t Disting	juish w	hich	entry is
	Page n	mear	nt for wh	nich pro	ocess	5
	Virtual Memory					
						9
Disambig • Provide an add	uating A	ddre	PSS ID) field	Sp: d in the	aC e TL	• es .B.
Disambig • Provide an add	Incess space ident Page 0 Page 1 Page 2 Page n	ddre ifier(AS	B Table	Spa d in the	aC e TL	es B.
Disambig • Provide an add	Page 0 Page 1 Page 2 Page n Virtual Memory	ddre ifier(AS	B Table	Spa d in the valid	aC e TL	9 es B.
Disambig • Provide an add Process A	Incess space ident Page 0 Page 1 Page 2 Page n Virtual Memory	ddre ifier(AS TL VPN 10	B Table PFN 100	Spa d in the	ac e TL prot	9 es B.
Disambig • Provide an add	Page 0 Page 1 Page 2 Page n Virtual Memory	ddre ifier(AS TL VPN 10 - 10	B Table PFN 100 - 170	Spa d in the valid p 1 r 	ac e TL prot rwx -	9 es B. 1 - 2
Disambig • Provide an add	Page 0 Page 1 Page 2 Page n Virtual Memory	ddre ifier(AS TL VPN 10 - 10 -	B Table PFN 100 - 170 -	valid p 1 r 1 r	ac e TL prot rwx - rwx	9 es B. 1 - 2 -
Disambig Process B	Page 0 Page 1 Page 1 Page 2 Page n Virtual Memory Page 1 Page 1 Page 1 Page 2 	ddre tifier(AS TL <u>VPN</u> 10 - 10 -	E Table PFN 100 - 170 -	valid p 1 in the 1 r - r - r	ac e TL rwx - rwx -	9 es B. 1 - 2 -

Another Case

- Two processes share a page.
 - Process 1 is sharing physical page 101 with Process2.
 - P1 maps this page into the 10th page of its address space.
 - P2 maps this page to the 50th page of its address space.

VPN	PFN	valid	prot	ASID
10	101	1	rwx	1
-	-	-	-	-
50	101	1	rwx	2
-	-	-	-	-

Sharing of pages is useful as it reduces the number of physical pages in use.

92

TLB Replacement Policy

- LRU (Least Recently Used)
 - Evict an entry that has not recently been used.
 - Take advantage of *locality* in the memory-reference stream.



• 6 hits, 11 misses

A Real 7	Real TLB Entry					
64-b	oit MIPS R4000 TLB entry					
01234567	8 9 10 11 19 31					
	VPN G G ASID					
	PFN C D V					
Flag	Content					
19-bit VPN	The rest reserved for the kernel.					
24-bit PFN	Systems can support with up to 64GB of main memory(pages).					
Global bit(G)	Used for pages that are globally-shared among processes.					
ASID	OS can use to distinguish between address spaces.					
Coherence bit(C)	determine how a page is cached by the hardware.					
Dirty bit(D)	marking when the page has been written.					
Valid bit(V)	tells the hardware if there is a valid translation present in the entry.					

- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy



Problem



PFN	valid	prot	present	dirty
10	1	r-x	1	0
-	0	-	-	-
-	0	-	-	-
-	0	-	-	-
15	1	rw-	1	1
-	0	-	-	-
3	1	rw-	1	1
23	1	rw-	1	1

A Page Table For 16KB Address Space

98

Problem



Most of the page table is **unused**

PFN	valid	prot	present	dirty
9	1	r-x	1	0
-	0	-	-	-
-	0	-	-	-
	0	-		-
15	1	rw-	1	1
	0		-	
3	1	rw-	1	1
23	1	rw-	1	1

A Page Table For 16KB Address Space



TLB miss on Hybrid Approach

- Need physical address of entry from page table. •
 - Segment bits (SN) determine which base and bounds pair
 - Hardware combines physical address therein and the VPN to form the address of the page table entry (PTE).

01:	<pre>SN = (VirtualAddress & SEG_MASK) >> SN_SHIFT</pre>
02:	<pre>VPN = (VirtualAddress & VPN_MASK) >> VPN_SHIFT</pre>
03:	AddressOfPTE = Base[SN] + (VPN * sizeof(PTE))

Multi-level Page Tables

- Hybrid Approach is not without problems
 - Sparsely-used heap still leads to external fragmentation
- Turns the linear page table into something like a tree
 - Page the page table
 - Allocate page-table pages as needed
 - Track valid page table pages with page directory

102

Multi-level Page Tables: Page directory



Multi-level Page Tables

- Page directory has:
 - one page directory entry (PDE) per page of the page table
 - Valid bit and page frame number (PFN)

• Advantages

- Page-table space in proportion to used address space
- OS can lazily allocate new pages as need
- *Indirection* can disperse page-table pages through memory

• Disadvantages

- Time and space tradeoff
- Complexity

104

A Detailed Multi-Level Example

0000	0000	code												
0000	0001	code			Flag					Detail				
		(free)			Addre	ess spa	ace			16 KB				
		(free)			Page	size				64 byte	;			
		neap			Virtua	al addr	ess			14 bit				_
		neap			Num	pages				2 ¹⁴ /2 ⁶	$= 2^8 =$	256 p	ages	
	-			_	VPN 8				8 bit				_	
					Offse	t				6 bit				
1111	1111	stack			Page	table	entry			4 bytes				
	Ľ	Stack			Δ 16	S-KB	∆ddre	ss Sr	ace V	Vith 64	1-hvte	Pag	29	
							- aano	00 04	1000		· Syn	, i ug		
12		44	10	٥	8	7	6	5	1	3	2	1	0	
	12				10	1	10	J	14	13	12		10	
13	12	11		U	-								,	4
13 ←	12	11	VF	PN	-		- -	>←			Offse	t	;	Υ.
13 ←	12	11	VF	PN				▶ ←			Offse	t	;	- [¥



The Translation Process: Remember the TLB

18: PTIndex = (VPN & PT MASK) >> PT SHIFT 19: 20: 21: 22: 23: 24: 25: 26:

```
PTEAddr = (PDE.PFN << SHIFT) + (PTIndex * sizeof(PTE))</pre>
        PTE = AccessMemory (PTEAddr)
        if(PTE.Valid == False)
                 RaiseException (SEGMENTATION_FAULT)
        else if(CanAccess(PTE.ProtectBits) == False)
                 RaiseException (PROTECTION FAULT);
        else
                 TLB Insert(VPN, PTE.PFN , PTE.ProtectBits)
27:
                 RetryInstruction()
```

108

Inverted Page Tables

- Keeping only a single page table that has
 - an entry for each physical page of the system
- The entry tells us •
 - which process is using this page, and
 - which virtual page that maps to this physical page
- Finding translating a virtual address now requires a search! •
 - But can use a hash (PowerPC)

- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping and Demand Paging
- 22 Swapping Policy

110

Beyond Physical Memory: Mechanisms

- Require an additional level in the memory hierarchy.
 - OS need a place to stash away portions of address space that currently aren't in great demand.
 - In modern systems, this role is usually served by a hard drive



Memory Hierarchy in modern system

Single large address for a process

- Need to arrange for the code or data to be in memory before calling a function or accessing data.
- Beyond just a single process.
 - The addition of swap space allows the OS to support the illusion of a large virtual memory for multiple concurrentlyrunning process

Swap Space

• Reserve some space on the disk for swapping pages



Present Bit Add some machinery higher up in the system in order to • support swapping pages to and from the disk. • When the hardware looks in the PTE, it may find that the page is not present in physical memory. Value Meaning page is present in physical memory 1 0 The page is not in memory but rather on disk. OS often needs to make room for the new pages The process of picking a page to replace is known as pagereplacement or victim-selection policy 114

The Page Fault

- Accessing page that is not in physical memory.
 - A page with false present bit has either:
 - never been in-core (lazily loaded), or
 - has been swapped out to disk



When Replacements Really Occur

- Wait until memory entirely full?
 - No, proactively try to keep small portion of memory free.
- Swap or Page Daemon
 - Frees/evicts page frames if fewer than a low-water threshold available.
 - ...until a high-water threshold pages available.

- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy

Beyond Physical Memory: Policies

- <u>Memory pressure</u> forces the OS to start paging out pages to make room for actively-used pages.
- Deciding which page to <u>evict</u> is encapsulated within the replacement policy of the OS.

The Optimal Replacement Policy

- Leads to the fewest number of misses overall
 - Replaces the page that will be accessed furthest in the future
 - Resulting in the fewest-possible cache misses
- Serve only as a comparison point, to know how close we are to perfect

120

Tracing the Optimal Policy

Access	Hit/Miss?	Evict	Resulting Cache State
0	Miss		0
1	Miss		0,1
2	Miss		0,1,2
0	Hit		0,1,2
1	Hit		0,1,2
3	Miss	2	0,1,3
0	Hit		0,1,3
3	Hit		0,1,3
1	Hit		0,1,3
2	Miss	3	0,1,2
1	Hit		0,1,2

Reference Row

0 1 2 0 1 3 0 3 1 2 1

Hit rate is $\frac{Hits}{Hits + Misses} = 54.6\%$

121

A Simple Policy: FIFO

- Pages were placed in a queue when they enter the system.
- When a replacement occurs, the page on the tail of the queue(the "<u>First-in</u>" pages) is evicted.
 - It is simple to implement, but can't determine the importance of blocks.

122

Tracing the FIFIO Policy

Access	Hit/Miss?	Evict	Resulting Cache State
0	Miss		0
1	Miss		0,1
2	Miss		0,1,2
0	Hit		0,1,2
1	Hit		0,1,2
3	Miss	0	1,2,3
0	Miss	1	2,3,0
3	Hit		2,3,0
1	Miss		3,0,1
2	Miss	3	0,1,2
1	Hit		0,1,2

- Reference Stream

0 1 2 0 1 3 0 3 1 2 1

Hit rate is $\frac{Hits}{Hits + Misses} = 36.4\%$

123

BELADY'S ANOMALY

• We would expect the cache hit rate to increase when the cache gets larger. But with FIFO, it gets worse:



• FIFO does not have stack policy

• i.e. pages with *n* frames always subset of pages with n+1 frames

124

Using History

- Lean on the past and use history.
 - Two type of historical information.

Historical Information	Meaning	Algorithms
recency	The more recently a page has been accessed, the more likely it will be accessed again	LRU
frequency	If a page has been accessed many times, It should not be replcaed as it clearly has some value	LFU

Using History : LRU

• Replaces the least-recently-used page.

Refer	ence Stream	I —	
0 1	2 0	1 3	0 3 1 2 1
Access	Hit/Miss?	Evict	Resulting Cache State
0	Miss		0
1	Miss		0,1
2	Miss		0,1,2
0	Hit		1,2,0
1	Hit		2,0,1
3	Miss	2	0,1,3
0	Hit		1,3,0
3	Hit		1,0,3
1	Hit		0,3,1
2	Miss	0	3,1,2
1	Hit		3,2,1

126

The Exam

- GeekOS
- Synchronization
 - Deadlock mitigation
 - Trylocks, TestAndSet
 - Writing code
 - Semantics
- Queueing
 - Characteristics
 - Deriving queue lengths
 - changing my terminology: turnaround time, not response
- Paging and memory systems
 - segmentation
 - paging
 - multi-level page tables
 - victim-replacement policies: LRU, FIFO, MIN

The Exam (all point totals approximate)

- GeekOS: 5 pts
- Synchronization: 45 pts
 - Deadlock mitigation
 - Trylocks, TestAndSet
 - Writing code
 - Semantics
- Queueing: 25 pts
 - Characteristics
 - Deriving queue lengths
 - changing my terminology: turnaround time, not response
- Paging and memory systems: 25 pts
 - segmentation
 - paging
 - multi-level page tables
 - victim-replacement policies: LRU, FIFO, MIN

128