- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy

84

## Who Handles The TLB Miss?

- Hardware handles the TLB miss entirely on CISC processors.
	- The hardware know where the page tables are located
	- ... "walks" the page table, finding the correct entry and extracting the desired translation, update and retry instruction.
	- this is a hardware-managed TLB.
- RISC processors often manage TLBs in software.
	- On a TLB miss, the hardware raises an exception
		- Trap handler is code within the OS that is written with the express purpose of handling TLB misses.

#### TLB Control Flow algorithm (OS Handled)

• The hardware would do the following:

```
1: VPN = (VirtualAddress & VPN MASK) >> SHIFT
2: (Success, TlbEntry) = TLB_Lookup(VPN)
3: if (Success == True) // TLB Hit
4: if (CanAccess(TlbEntry.ProtectBits) == True)
5: Source Example 21 Offset = VirtualAddress & OFFSET MASK
6: PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
7: Register = AccessMemory(PhysAddr)
8: else
9: RaiseException(PROTECTION FAULT)
10: else // TLB Miss
11: RaiseException(TLB_MISS)
```
• But might be slow, why not just use the hardware approach?

86

## TLB entry

- TLB entries are often *fully associative* (any entry for any mapping)
	- A typical TLB might have 32, 64, or 128 entries.
	- Hardware searches the TLB in parallel to find the translation.
	- other bits: valid, protection, address-space identifier, dirty bit







## Another Case

- Two processes share a page.
	- Process 1 is sharing physical page 101 with Process2.
	- P1 maps this page into the 10<sup>th</sup> page of its address space.
	- P2 maps this page to the 50<sup>th</sup> page of its address space.



**Sharing of pages is useful as it reduces the number of physical pages in use.**

## TLB Replacement Policy

- LRU (Least Recently Used)
	- Evict an entry that has not recently been used.
	- Take advantage of *locality* in the memory-reference stream.



• 6 hits, 11 misses



- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy



## Problem





**A Page Table For 16KB Address Space**

98

#### Problem



Most of the page table is **unused**



**A Page Table For 16KB Address Space**



• Hardware combines physical address therein and the VPN to form the address of the page table entry (PTE) .



## Multi-level Page Tables

- Hybrid Approach is not without problems
	- Sparsely-used heap still leads to external fragmentation
- Turns the linear page table into something like a tree
	- Page the page table
	- Allocate page-table pages as needed
	- Track valid page table pages with *page directory*

102

#### Multi-level Page Tables: Page directory



# Multi-level Page Tables

- Page directory has:
	- one page directory entry (PDE) per page of the page table
	- Valid bit and page frame number (PFN)

#### **Advantages**

- Page-table space in proportion to used address space
- OS can lazily allocate new pages as need
- *Indirection* can disperse page-table pages through memory

#### **Disadvantages**

- Time and space tradeoff
- Complexity

104

## A Detailed Multi-Level Example





**A 16-KB Address Space With 64-byte Pages**





#### The Translation Process: Remember the TLB

18: PTIndex = (VPN & PT\_MASK) >> PT\_SHIFT 19: PTEAddr = (PDE.PFN << SHIFT) + (PTIndex \* sizeof(PTE)) 20: PTE = AccessMemory(PTEAddr)  $21:$  if (PTE.Valid == False) 22: RaiseException(SEGMENTATION FAULT) 25: else

```
23: else if(CanAccess(PTE.ProtectBits) == False)
24: RaiseException(PROTECTION FAULT);
26: TLB Insert(VPN, PTE.PFN, PTE.ProtectBits)
27: RetryInstruction()
```
108

## Inverted Page Tables

- Keeping only a single page table that has
	- an entry for each physical page of the system
- The entry tells us
	- which process is using this page, and
	- which virtual page that maps to this physical page
- Finding translating a virtual address now requires a search!
	- But can use a hash (PowerPC)

- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping and Demand Paging
- 22 Swapping Policy

110

#### Beyond Physical Memory: Mechanisms

- Require an additional level in the memory hierarchy.
	- OS need a place to stash away portions of address space that currently aren't in great demand.
	- In modern systems, this role is usually served by a hard drive



Memory Hierarchy in modern system

### Single large address for a process

- Need to arrange for the code or data to be in memory before calling a function or accessing data.
- Beyond just a single process.
	- The addition of swap space allows the OS to support the illusion of a large virtual memory for multiple concurrentlyrunning process

#### 112

### Swap Space

• Reserve some space on the disk for swapping pages



## Present Bit

- Add some machinery higher up in the system in order to support swapping pages to and from the disk.
	- When the hardware looks in the PTE, it may find that the page is not present in physical memory.



- OS often needs to make room for the new pages
	- The process of picking a page to replace is known as pagereplacement or victim-selection policy

114

## The Page Fault

- Accessing page that is not in physical memory.
	- A page with *false* present bit has either:
		- never been in-core (lazily loaded), or
		- has been swapped out to disk



#### When Replacements Really Occur

- Wait until memory entirely full?
	- No, proactively try to keep small portion of memory free.
- **Swap or Page Daemon** 
	- Frees/evicts page frames if fewer than a low-water threshold available.
	- ... until a high-water threshold pages available.

- 13 Address Spaces
- 14 Memory API
- 15 Address Translation
- 16 Segmentation
- 17 Free Space Management
- 18 Paging
- 19 Translation Lookaside Buffers
- 20 Advanced Paging
- 21 Swapping
- 22 Swapping Policy

118

## Beyond Physical Memory: Policies

- Memory pressure forces the OS to start paging out pages to make room for actively-used pages.
- Deciding which page to evict is encapsulated within the replacement policy of the OS.

## The Optimal Replacement Policy

- Leads to the fewest number of misses overall
	- Replaces the page that will be accessed furthest in the future
	- Resulting in the fewest-possible cache misses
- Serve only as a comparison point, to know how close we are to perfect

120

## Tracing the Optimal Policy



#### **Reference Row**

 $0 \quad 1$ 0 1 2 0 1 3 0 3 1 2 1 Hit rate is  $\frac{Hits}{Hits}$  $\frac{100}{\text{Hits} + \text{Misses}}$  = 54.6%

## A Simple Policy: FIFO

- Pages were placed in a queue when they enter the system.
- When a replacement occurs, the page on the tail of the queue(the "**First-in**" pages) is evicted.
	- It is simple to implement, but can't determine the importance of blocks.

122

## Tracing the FIFIO Policy



#### **Reference Stream**

 $\overline{0}$ 0 1 2 0 1 3 0 3 1 2 1 Hit rate is  $\frac{Hits}{Hits + Misses} = 36.4\%$ 

## BELADY'S ANOMALY

• We would expect the cache hit rate to increase when the cache gets larger. But with FIFO, it gets worse:



#### • FIFO does not have stack policy

124

## Using History

- Lean on the past and use **history**.
	- Two type of historical information.



# Using History : LRU

● Replaces the least-recently-used page.



# The Exam

- **GeekOS**
- Synchronization
	- Deadlock mitigation
	- Trylocks, TestAndSet
	- Writing code
	- Semantics
- **Queueing** 
	- Characteristics
	- Deriving queue lengths
	- changing my terminology: turnaround time, not response
- Paging and memory systems
	- segmentation
	- paging
	- multi-level page tables
	- victim-replacement policies: LRU, FIFO, MIN

### The Exam (all point totals approximate)

- GeekOS: 5 pts
- Synchronization: 45 pts
	- Deadlock mitigation
	- Trylocks, TestAndSet
	- Writing code
	- Semantics
- Queueing: 25 pts
	- Characteristics
	- Deriving queue lengths
	- changing my terminology: turnaround time, not response
- Paging and memory systems: 25 pts
	- segmentation
	- paging
	- multi-level page tables
	- victim-replacement policies: LRU, FIFO, MIN